N環球 N GLOBE
US Technology

Cadence unveils Maestro, AI models for chip design, with first models reaching select customers in Q4

· N GLOBE

Chip-design software maker Cadence on October 26 unveiled Maestro, a portfolio of AI models built for chip and system design agents, with the first models expected to reach select early-access customers in the fourth quarter of 2026; the company says early workflow tests showed up to 30% higher quality of results and up to five times greater token efficiency than a general-purpose foundation model, figures from its own tests.

Chip-design software maker Cadence Design Systems on October 26 unveiled Maestro, a portfolio of AI models built for chip and electronic system design agents. The first models are expected to reach select early-access customers in the fourth quarter of 2026, marking a new phase in which highly specialised chip design work is increasingly carried out by AI agents.

What Maestro is: a model layer, not a single model

Maestro is not one model but a model layer under Cadence's AI Super Agents: it combines post-trained, domain-specialised language models for chip design with trained decision models and agent skills that keep improving. The models serve four agents — AuraStack, ChipStack, InnoStack and ViraStack — which start from a general design goal, split the work into tasks and operate Cadence's own design tools.

The Nvidia link: built in part on Nemotron

Maestro was built in part on Nemotron, Nvidia's open-weight model, according to reports. The two companies are also collaborating on agent security through Nvidia's OpenShell reference architecture. Customers can keep training the models on their own data, designs and workflows, and the environment can run in Cadence's cloud, public clouds or customer-controlled on-premises environments to meet privacy and security requirements.

The company's claims: 30% better quality, 5 times token efficiency

Cadence says that in its first tests with design workflows, Maestro improved the quality of results by up to 30% and was up to five times more token-efficient — needing to process less text for the same task — than a general-purpose foundation model. These are the company's own figures, attributed to reinforcement training in which its design tools check every result. Among customers cited, Socionext says it is bringing the InnoStack agent into its production design environment and expects up to a fivefold productivity gain without losing quality.

Industry context: chip-design agents are going commercial

Maestro follows a clear industry direction: on September 30, Synopsys and OpenAI announced a multi-year agreement to develop GPT-Synopsys, a specialised chip-design model. Two EDA giants betting on the same direction in one year shows AI agents moving from research concept to commercial product. For end users, shorter design cycles could mean new chip architectures reaching market-ready electronics faster — but that depends on how customers' trials perform, not on launch-day numbers.

💬 Comments

No comments yet. Be the first!